Jitter Test in Production for High Speed Serial Links
نویسنده
چکیده
1. The new definitions of jitter In the last few years, more and more serial link standards adopted the concept of separating jitter into deterministic jitter (DJ), periodic jitter (PJ) and random jitter (RJ). The old concept of histogram based peak-to-peak jitter has been replaced by the concept of total jitter (TJ), which is associated with a certain bit-error-rate for the serial link (typically 10). This makes the jitter test more meaningful with a direct connection to system performance. It is much harder to perform a proper jitter test directly in production, as it is specified in terms of DJ, PJ, RJ and TJ, rather than a simple peak-to-peak or rms jitter measurement. It means we need to decompose the jitter measured into various types, each having its own budget on the spec sheet. The trend of separating jitter into different types also applies to the jitter tolerance test. To conduct a jitter tolerance test, jitter must be deliberately injected into the data stream in a controlled fashion. That means we need to mix a certain amount of DJ (including some PJ) with a certain amount of RJ to perform this test to the spec. [1] In this panel discussion, we need to distinguish jitter test solutions for production between full standard compliant tests and tests providing only partial coverage.
منابع مشابه
Periodic Jitter Injection with Direct Time Synthesis by SPPTM ATE for SerDes Jitter Tolerance Test in Production
Controlled amount of jitter injection into high speed serial bit stream is required for SerDes jitter tolerance test. While jitter injection by Direct Time Synthesis can be a much more cost effective method than a combination of several instruments, it is not widely used yet. Considering its high potential in high volume production test cost reduction, we have studied the basics of the jitter i...
متن کاملFrom the EIC: Manufacturing test woes
WITH THE MANUFACTURING CAPACITY of thousands of wafers per week, and thousands of dies per wafer, today's silicon comes out of fab really fast—and furious—sporting device I/Os in the gigabit-per-second range. But it is increasingly going into high-volume and low-cost consumer electronic parts, exhausting the available time and money to test these parts. Little wonder that the 2003 International...
متن کاملReducing data dependent jitter utilising adaptive FIR pre-emphasis in 0.18 μm CMOS
Due to advances of technology in multimedia applications in recent years, the demand for high user end bandwidth point to point links has increased significantly. Jitter requirements have become ever more stringent with the increase in high speed serial link data rates. The introduced jitter severely degrades the performance of the high speed serial link. This paper introduces an adaptive FIR p...
متن کاملAnalysis of PLL Clock Jitter in High-Speed Serial Links
We analyze the effects of transmitter and receiver phased-locked loop (PLL) phase noise, which translates to time-domain clock/data jitter, on the performance of high-speed transceivers. Analytical expressions are derived to incorporate both transmitter and receiver clock jitter into serial link operation. A method to calculate the worst-case noise margin degradation due to clock jitter is disc...
متن کاملDesignCon 2011 Worst - Case Patterns for High - Speed Simulation and Measurement
Design and validation of high speed serial link at multi Gbps requires time-domain simulation and measurement. The pattern length for transistor level simulation is limited to a few hundred bits due to the practical simulation time while the pattern length for oscilloscope measurement is limited to a few hundred to a few thousand of bits due to the record length. This is where and why " killer ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003